51d9409e7d09ade31ca2468e84e4fa76

Микросхема 24LC65-I/P, Последовательная энергонезависимая память [PDIP-8]

Поставка электронных компонентов в Санкт-Петербург

98,00 руб.

x 98,00 = 98,00
Сроки поставки выбранного компонента в Санкт-Петербург уточняйте у нашего менеджера
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №110-12 дней98,00руб.91,14руб.88,20руб.86,24руб.80,36руб.78,40руб.76,44руб.70,56руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №25-7 дней177,38руб.162,68руб.159,74руб.155,82руб.145,04руб.142,10руб.138,18руб.124,46руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №35 дней229,32руб.211,68руб.206,78руб.201,88руб.188,16руб.183,26руб.179,34руб.160,72руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №47-10 дней117,60руб.107,80руб.105,84руб.102,90руб.96,04руб.94,08руб.91,14руб.82,32руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №55 дней226,38руб.208,74руб.203,84руб.198,94руб.193,06руб.186,20руб.176,40руб.158,76руб.

Характеристики

24LC65-I/P, Последовательная энергонезависимая память [PDIP-8]The 24LC65-I/P is a 64kB I²C Smart serial Electrically Erasable Programmable Read-Only Memory (EEPROM) has been developed for advanced, low-power applications such as personal communications and provides the systems designer with flexibility through the use of many new user-programmable features. The 24XX65 offers a re-locatable 4kB block of ultra-high-endurance memory for data those changes frequently. The remainder of the array or 60kB is rated at 1000000 erase/write (E/W) cycles ensured. The 24XX65 features an input cache for fast write loads with a capacity of eight pages or 64 bytes. This device also features programmable security options for E/W protection of critical data and/or code of up to fifteen 4K blocks. Functional address lines allow the connection of up to eight 24XX65s on the same bus for up to 512kB contiguous EEPROM memory. Advanced CMOS technology makes this device ideal for low-power nonvolatile code and data applications.

• Industry standard 2-wire bus protocol I²C™ compatible
• 2ms Typical write cycle time, byte or page
• 64-byte input cache for fast write loads
• Schmitt trigger, filtered inputs for noise suppression
• Output slope control to eliminate ground bounce
• Self-timed erase and write cycles
• Power-on/off data protection circuitry
• Electrostatic discharge protection >4000V
• Data retention >200 years